AS4C64M16D2A-25BIN

Alliance Memory
913-4C64M16D2A25BIN
AS4C64M16D2A-25BIN

Mfr.:

Description:
DRAM DDR2, 1G, 64M x 16, 1.8V, 96-ball BGA, 400 MHz, (A-die), Industrial Temp - Tray

Datasheet:
ECAD Model:
Download the free Library Loader to convert this file for your ECAD Tool. Learn more about the ECAD Model.
More Information
Learn more about Alliance Memory AS4C64M16D2A-25BIN

Availability

Stock:
0

You can still purchase this product for backorder.

On Order:
627
Expected 31/07/2026
Factory Lead Time:
8
Weeks Estimated factory production time for quantities greater than shown.
Minimum: 1   Multiples: 1
Unit Price:
Rp-
Ext. Price:
Rp-
Est. Tariff:

Pricing (IDR)

Qty. Unit Price
Ext. Price
Rp295.187 Rp295.187
Rp273.722 Rp2.737.220
Rp265.100 Rp6.627.500
Rp252.624 Rp12.631.200
Rp246.387 Rp24.638.700
Rp242.718 Rp50.728.062
Rp236.480 Rp98.848.640

Product Attribute Attribute Value Select Attribute
Alliance Memory
Product Category: DRAM
RoHS:  
SDRAM - DDR2
1 Gbit
16 bit
400 MHz
FBGA-84
64 M x 16
400 ps
1.7 V
1.9 V
- 40 C
+ 95 C
AS4C64M16D2A
Tray
Brand: Alliance Memory
Moisture Sensitive: Yes
Mounting Style: SMD/SMT
Product Type: DRAM
Factory Pack Quantity: 209
Subcategory: Memory & Data Storage
Supply Current - Max: 170 mA
Unit Weight: 6 g
Products found:
To show similar products, select at least one checkbox
Select at least one checkbox above to show similar products in this category.
Attributes selected: 0

Datasheet

Compliance Codes
CNHTS:
8542319090
CAHTS:
8542320020
USHTS:
8542320032
MXHTS:
8542320201
ECCN:
EAR99
Origin Classifications
Country of Origin:
Taiwan
Assembly Country of Origin:
Taiwan
Country of Diffusion:
Taiwan
The country is subject to change at the time of shipment.

DDR2 SDRAM

Alliance Memory DDR2 SDRAM is designed to comply with DDR2 SDRAM key features. Features such as posted CAS# with additive latency, Write latency=Read latency -1, and On-Die Termination (ODT). All of the control and address inputs are synchronized with a pair of externally supplied differential clocks. Inputs are latched at the cross point of differential clocks (CK rising and CK# falling). All I/Os are synchronized with a pair of bidirectional strobes (DQS and DQS#) in a source synchronous fashion. The address bus is used to convey row, column, and bank address information in RAS #, CAS# multiplexing style.

An unexpected error has occurred.


Have a question? Please visit the Help Centre.
For questions about a specific order, please log in to your account.

If you encounter further problems, please contact us on 800-346-6873 or email help@mouser.com.