It appears you have JavaScript disabled within your browser. Some functions on this page will not work unless you log in.

See an Error?

LS1021AXE7HNB

Name: NXP LS1021AXE7HNB
Brand: NXP Semiconductors
SKU: 841-LS1021AXE7HNB
Price: 1286055 IDR
Availability: InStock

Images are for reference only
See Product Specifications

Mouser No:

841-LS1021AXE7HNB

Mfr. No:

LS1021AXE7HNB

Mfr.:

NXP Semiconductors

Description:

Microprocessors - MPU Layerscape 32-bit Arm Cortex-A7, Dual-core, 800MHz, -40 to 105C, Security enabled

Datasheet:

LS1021AXE7HNB Datasheet (PDF)

ECAD Model:

Download the free Library Loader to convert this file for your ECAD Tool. Learn more about the ECAD Model.

More Information

Learn more about NXP Semiconductors LS1021AXE7HNB

Shipping Alert:

This product may require additional documentation to export from the United States.

In Stock: 34

Stock:: 34 Can Dispatch Immediately

An unexpected error occurred. Please try again later.
Factory Lead Time:: 39 Weeks Estimated factory production time for quantities greater than shown.

Enter Quantity:

Minimum: 1 Multiples: 1

Unit Price:

Rp-

Ext. Price:

Rp-

Est. Tariff:

Pricing (IDR)

Qty.	Unit Price	Ext. Price
	Rp1.286.055	Rp1.286.055
	Rp962.615	Rp9.626.150
	Rp885.011	Rp22.125.275
	Rp883.727	Rp74.233.068
252	Quote

.hidden-for-nojs { display: none; } .pull-right-nojs { justify-content: flex-end; }

Product Attribute	Attribute Value	Select Attribute
Manufacturer:	NXP
Product Category:	Microprocessors - MPU
Delivery Restrictions:	This product may require additional documentation to export from the United States.
RoHS:
Core:	ARM Cortex A7
Number of Cores:	2 Core
Data Bus Width:	32 bit
Maximum Clock Frequency:	800 MHz
Package/Case:	FCPBGA-525
L1 Cache Instruction Memory:	32 kB
L1 Cache Data Memory:	32 kB
Operating Supply Voltage:	1 V
Series:	LS1021A
Mounting Style:	SMD/SMT
Minimum Operating Temperature:	- 40 C
Maximum Operating Temperature:	+ 105 C
Packaging:	Tray
Brand:	NXP Semiconductors
Data RAM Size:	128 kB
Instruction Type:	Floating Point
Interface Type:	CAN, Ethernet, QSPI, SPI, UART, USB
L2 Cache Instruction / Data Memory:	512 kB
Memory Type:	DDR3L / DDR4, SDRAM
Moisture Sensitive:	Yes
Processor Series:	QorIQ Layerscape LS1021A
Product Type:	Microprocessors - MPU
Factory Pack Quantity:	84
Subcategory:	Microprocessors - MPU
Tradename:	QorIQ
Watchdog Timers:	Watchdog Timer
Unit Weight:	1 g

Products found:

To show similar products, select at least one checkbox

Select at least one checkbox above to show similar products in this category.

Attributes selected: 0

Filter Document:

Datasheet

LS1021AXE7HNB Datasheet (PDF)

Compliance Codes

CNHTS:: 8542319091
CAHTS:: 8542310000
USHTS:: 8542310030
KRHTS:: 8542311000
TARIC:: 8542319000
MXHTS:: 8542310302
ECCN:: 5A002.a.1

Origin Classifications

Country of Origin:: Taiwan
Assembly Country of Origin:: Taiwan
Country of Diffusion:: Taiwan

The country is subject to change at the time of shipment.

QorIQ® Layerscape LS1021A Communications Processor

NXP QorIQ® Layerscape LS1021A Communication Processors provide extensive integration and power efficiency for fanless, small form-factor enterprise networking applications. Incorporating dual Arm® Cortex®-A7 cores running up to 1.2GHz, the LS1021A processors are engineered to deliver CoreMark® performance of over 7,000. These processors also provide virtualization support, advanced security features, and the broadest array of high-speed interconnects and optimized peripheral features ever offered in a sub-3 W processor. The NXP QorIQ LS1021A processors feature an integrated LCD controller, CAN controller for implementing industrial protocols, DDR3L/4 running up to 1600 MHz, integrated security engine, and QUICC Engine®, and ECC protection on both L1 and L2 caches. The LS1021A processors are pin- and software-compatible with the QorIQ LS1020A and LS1022A processors.

Layerscape Architecture

NXP Layerscape Architecture is the underlying system architecture of the QorIQ® LS series processors. The architecture enables next-generation networks with up to 100Gb/s performance and enhanced packet processing capabilities. Design effort is simplified with a standard, open programming model and a software-aware architecture framework. This design enables customers to fully exploit the underlying hardware for maximum optimization, with the capability to easily adapt to network changes for real-time soft control over the network. A uniform hardware and software model provides the compatibility and scalability required for designing end-to-end networking equipment from home-to carrier-class products. The core-agnostic architecture incorporates the optimum core for the given application: Arm® cores or Power Architecture® cores.

QorIQ LS1 Communications Processors

NXP Semiconductors QorIQ LS1 Communications Processors target a broad range of power-sensitive networking applications, as well as additional fast-growing product categories including Internet of Things gateways and industrial automation & control equipment. Built on Layerscape architecture, the industry's first software-aware core-agnostic networking architecture, the QorIQ LS1 family provides unparalleled efficiency and scale.