LS2088ASN711B

NXP Semiconductors
771-LS2088ASN711B
LS2088ASN711B

Mfr.:

Description:
Microprocessors - MPU Layerscape 64-bit Arm Cortex-A72, 8-core, 2.1GHz, 0 to 105C, Security disabled, AIOP

ECAD Model:
Download the free Library Loader to convert this file for your ECAD Tool. Learn more about the ECAD Model.

Availability

Stock:
Non-Stocked
Factory Lead Time:
39 Weeks Estimated factory production time.
Long lead time reported on this product.
Minimum: 21   Multiples: 21
Unit Price:
Rp-
Ext. Price:
Rp-
Est. Tariff:

Pricing (IDR)

Qty. Unit Price
Ext. Price
Rp8.206.533 Rp172.337.193

Product Attribute Attribute Value Select Attribute
NXP
Product Category: Microprocessors - MPU
RoHS:  
ARM Cortex A72
8 Core
64 bit
2.1 GHz
FCPBGA-1292
48 kB
32 kB
900 mV to 1.05 V
LS2088A
SMD/SMT
0 C
+ 105 C
Tray
Brand: NXP Semiconductors
Data RAM Size: 128 kB
I/O Voltage: 1.2 V, 1.8 V
Interface Type: Ethernet, I2C, PCI-e, Serial, USB
L2 Cache Instruction / Data Memory: 4 x 1 MB
Memory Type: DDR4 SDRAM
Moisture Sensitive: Yes
Number of Timers/Counters: 4 Timer
Processor Series: QorIQ Layerscape LS2088A
Product Type: Microprocessors - MPU
Factory Pack Quantity: 21
Subcategory: Microprocessors - MPU
Tradename: QorIQ
Watchdog Timers: Watchdog Timer
Part # Aliases: 935371399557
Products found:
To show similar products, select at least one checkbox
Select at least one checkbox above to show similar products in this category.
Attributes selected: 0

This functionality requires JavaScript to be enabled.

Compliance Codes
CNHTS:
8542319091
USHTS:
8542310045
TARIC:
8542319000
ECCN:
3A991.a.1
Origin Classifications
Country of Origin:
Korea, Republic of
Assembly Country of Origin:
Korea, Republic of
Country of Diffusion:
Taiwan
The country is subject to change at the time of shipment.

Layerscape Architecture

NXP Layerscape Architecture is the underlying system architecture of the QorIQ® LS series processors. The architecture enables next-generation networks with up to 100Gb/s performance and enhanced packet processing capabilities. Design effort is simplified with a standard, open programming model and a software-aware architecture framework. This design enables customers to fully exploit the underlying hardware for maximum optimization, with the capability to easily adapt to network changes for real-time soft control over the network. A uniform hardware and software model provides the compatibility and scalability required for designing end-to-end networking equipment from home-to carrier-class products. The core-agnostic architecture incorporates the optimum core for the given application: Arm® cores or Power Architecture® cores.