SN74HC393N

Texas Instruments
595-SN74HC393N
SN74HC393N

Mfr.:

Description:
Counter ICs Dual 4-Bit Binary

ECAD Model:
Download the free Library Loader to convert this file for your ECAD Tool. Learn more about the ECAD Model.

In Stock: 1.708

Stock:
1.708 Can Dispatch Immediately
Factory Lead Time:
6 Weeks Estimated factory production time for quantities greater than shown.
Long lead time reported on this product.
Minimum: 1   Multiples: 1
Unit Price:
Rp-
Ext. Price:
Rp-
Est. Tariff:

Pricing (IDR)

Qty. Unit Price
Ext. Price
Rp13.026 Rp13.026
Rp9.265 Rp92.650
Rp8.311 Rp207.775
Rp7.265 Rp726.500
Rp6.751 Rp1.687.750
Rp6.458 Rp3.229.000
Rp6.201 Rp6.201.000
Rp5.944 Rp17.832.000
Rp5.779 Rp28.895.000

Product Attribute Attribute Value Select Attribute
Texas Instruments
Product Category: Counter ICs
RoHS:  
Through Hole
PDIP-14
Binary
HC
4 bit
Up
2 V to 6 V
- 40 C
+ 85 C
SN74HC393
Tube
Brand: Texas Instruments
Product Type: Counter ICs
Factory Pack Quantity: 1000
Subcategory: Counter ICs
Unit Weight: 1 g
Products found:
To show similar products, select at least one checkbox
Select at least one checkbox above to show similar products in this category.
Attributes selected: 0

This functionality requires JavaScript to be enabled.

Compliance Codes
CNHTS:
8542399000
CAHTS:
8542390000
USHTS:
8542390090
JPHTS:
8542390990
TARIC:
8542319000
MXHTS:
8542310399
ECCN:
EAR99
Origin Classifications
Country of Origin:
Mexico
Assembly Country of Origin:
Mexico
Country of Diffusion:
United States
The country is subject to change at the time of shipment.

SN74HC393/SN74HCS393 Dual 4-Bit Binary Counters

Texas Instruments SN74HC393/SN74HCS393 Dual 4-Bit Binary Counters contain eight flip-flops and additional gating to implement two individual 4-bit counters in a single package. These devices comprise two independent 4-bit binary counters, each having a clear (CLR) and a clock (CLK) input. N-bit binary counters can be implemented with each package, providing the capability of dividing by 256. The Texas Instruments SN74HC393/SN74HCS393 have parallel outputs from each counter stage so that any submultiple of the input count frequency is available for system timing signals.